INSTRUCTION SET REFERENCE, N-Z

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
90+ <i>rw</i>	XCHG AX, <i>r16</i>	А	Valid	Valid	Exchange <i>r16</i> with AX.
90+ <i>rw</i>	XCHG <i>r16</i> , AX	В	Valid	Valid	Exchange AX with <i>r16.</i>
90+ <i>rd</i>	XCHG EAX, <i>r32</i>	А	Valid	Valid	Exchange <i>r32</i> with EAX.
REX.W + 90+ <i>rd</i>	XCHG RAX, <i>r64</i>	А	Valid	N.E.	Exchange <i>r64</i> with RAX.
90+ <i>rd</i>	XCHG <i>r32</i> , EAX	В	Valid	Valid	Exchange EAX with <i>r32.</i>
REX.W + 90+ <i>rd</i>	XCHG <i>r64</i> , RAX	В	Valid	N.E.	Exchange RAX with <i>r64.</i>
86 /r	XCHG <i>r/m8, r8</i>	С	Valid	Valid	Exchange <i>r8</i> (byte register) with byte from <i>r/m8.</i>
REX + 86 /r	XCHG <i>r/m8*, r8*</i>	С	Valid	N.E.	Exchange <i>r8</i> (byte register) with byte from <i>r/m8.</i>
86 /r	XCHG <i>r8, r/m8</i>	D	Valid	Valid	Exchange byte from <i>r/m8</i> with <i>r8</i> (byte register).
REX + 86 /r	XCHG <i>r8*, r/m8*</i>	D	Valid	N.E.	Exchange byte from <i>r/m8</i> with <i>r8</i> (byte register).
87 /r	XCHG r/m16, r16	С	Valid	Valid	Exchange <i>r16</i> with word from <i>r/m16.</i>
87 /r	XCHG <i>r16, r/m16</i>	D	Valid	Valid	Exchange word from <i>r/m16</i> with <i>r16.</i>
87 /r	XCHG r/m32, r32	С	Valid	Valid	Exchange <i>r32</i> with doubleword from <i>r/m32.</i>
REX.W + 87 /r	XCHG r/m64, r64	С	Valid	N.E.	Exchange <i>r64</i> with quadword from <i>r/m64.</i>
87 /r	XCHG <i>r32, r/m32</i>	D	Valid	Valid	Exchange doubleword from <i>r/m32</i> with <i>r32</i> .
REX.W + 87 /r	XCHG <i>r64, r/m64</i>	D	Valid	N.E.	Exchange quadword from r/m64 with r64.

XCHG—Exchange Register/Memory with Register

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding							
Op/En	Operand 1	Operand 2	Operand 3	Operand 4			
А	AX/EAX/RAX (r, w)	reg (r, w)	NA	NA			
В	reg (r, w)	AX/EAX/RAX (r, w)	NA	NA			
С	ModRM:r/m (r, w)	ModRM:reg (r, w)	NA	NA			
D	ModRM:reg (r, w)	ModRM:r/m (r, w)	NA	NA			

Instruction Operand Encoding

Description

Exchanges the contents of the destination (first) and source (second) operands. The operands can be two general-purpose registers or a register and a memory location. If a memory operand is referenced, the processor's locking protocol is automatically implemented for the duration of the exchange operation, regardless of the presence or absence of the LOCK prefix or of the value of the IOPL. (See the LOCK prefix description in this chapter for more information on the locking protocol.)

This instruction is useful for implementing semaphores or similar data structures for process synchronization. (See "Bus Locking" in Chapter 8 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, for more information on bus locking.)

The XCHG instruction can also be used instead of the BSWAP instruction for 16-bit operands.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

Operation

TEMP \leftarrow DEST; DEST \leftarrow SRC; SRC \leftarrow TEMP;

Flags Affected

None.

Protected Mode Exceptions

```
#GP(0)
```

If either operand is in a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register contains a NULL segment selector.