The processor may retain cached information when software switches between different linear-address spaces.

Table 4-1 illustrates the key differences between the three paging modes.
Table 4-1. Properties of Different Paging Modes

| Paging <br> Mode | PG in <br> CRO | PAE in <br> CR4 | LME in <br> IA32_EFER | Lin.- <br> Addr. <br> Width | Phys.- <br> Addr. <br> Width | Page <br> Sizes | Supports <br> Execute- <br> Disable? | Supports <br> PCIDs? |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| None | 0 | N/A | N/A | 32 | 32 | N/A | No | No |
| 32-bit | 1 | 0 | $0^{2}$ | 32 | Up to <br> $40^{3}$ | 4 KB <br> $4 \mathrm{MB}^{4}$ | No | No |
| PAE | 1 | 1 | 0 | 32 | Up to <br> 52 | 4 KB <br> 2 MB | Yes $^{5}$ | No |
| IA-32e | 1 | 1 | 2 | 48 | Up to <br> 52 | 4 KB <br> 2 MB <br> $1 \mathrm{~GB}^{6}$ | Yes $^{5}$ | Yes $^{7}$ |

NOTES:

1. The physical-address width is always bounded by MAXPHYADDR; see Section 4.1.4.
2. The processor ensures that IA32_EFER.LME must be 0 if CRO.PG $=1$ and CR4.PAE $=0$.
3. 32-bit paging supports physical-address widths of more than 32 bits only for 4-MByte pages and only if the PSE-36 mechanism is supported; see Section 4.1.4 and Section 4.3.
4. 4-MByte pages are used with 32-bit paging only if CR4.PSE $=1$; see Section 4.3.
5. Execute-disable access rights are applied only if IA32_EFER.NXE = 1; see Section 4.6.
6. Not all processors that support IA-32e paging support 1-GByte pages; see Section 4.1.4.
7. PCIDs are used only if CR4.PCIDE $=1$; see Section 4.10.1.

Because they are used only if IA32_EFER.LME $=0,32$-bit paging and PAE paging is used only in legacy protected mode. Because legacy protected mode cannot produce linear addresses larger than 32 bits, 32-bit paging and PAE paging translate 32 -bit linear addresses.

Because it is used only if IA32_EFER.LME =1, IA-32e paging is used only in IA-32e mode. (In fact, it is the use of IA-32e paging that defines IA-32e mode.) IA-32e mode has two sub-modes:

- Compatibility mode. This mode uses only 32-bit linear addresses. IA-32e paging treats bits 47:32 of such an address as all 0.
- 64-bit mode. While this mode produces 64-bit linear addresses, the processor ensures that bits 63:47 of such an address are identical. ${ }^{1}$ IA-32e paging does not use bits 63:48 of such addresses.

